Order of size specifiers in unpacked ports

I was wondering what is the difference in declaring an unpacked port this way:

input logic a[10];

or this way:

input logic a[9:0];

I could not find the difference documented anywhere, I only know by experience that connecting two ports with these "different?" types would not cause any warning (tested in both vcs and modelsim) but the order of data might be reversed.